The MathWorks has launched its EDA Simulator Link DS, which provides a co-simulation link between MATLAB and Simulink and the Synopsys VCS MX functional verification solution.
EDA Simulator Link DS enables reuse of system-level models as test benches for hardware description language (HDL) and register transfer level (RTL) implementations by coordinating the execution of Synopsys’ VCS MX solution with MATLAB code and Simulink models. This integration accelerates functional verification by automating stimulus and response generation between the two environments, reducing manual recoding of test benches and providing enhanced debugging capabilities to system and verification engineers. Engineers using Synopsys’ VCS MX functional verification solution can now use EDA Simulator Link DS to improve product quality and reduce verification time and costs.
Key features include: full VHDL, Verilog and mixed-language co-simulation support; MATLAB test bench capability, enabling the use of MATLAB code to stimulate HDL code and check its response; MATLAB component capability, enabling simulation of MATLAB code in place of entities not yet coded in HDL; user-selectable shared-memory and TCP/IP-socket communications modes and interactive or batch mode co-simulation, debugging, testing and verification of HDL.
